At high speeds and high resolution, the Pipeline ADCs are becoming popular. The options of different stage resolutions in Pipelined ADCs and their effect on speed, power dissipation, linearity and area are discussed in this paper. The basic building blocks viz. Op-Amp Sample and Hold circuit, sub converter, D/A Converter and residue amplifier used in every stage is assumed to be identical. The sub converters are implemented using flash architectures. The paper implements a 10-bit 50 Mega Samples/Sec Pipelined A/D Converter using 1, 1.5, 2, 3, 4 and 5 bits/stage conversion techniques and discusses about its impact on speed, power, area, and linearity. The design implementation uses 0.18 μm CMOS technology and a 3.3 V power supply. The paper concludes stating that a resolution of 2 bits/stage is optimum for a Pipelined ADC and to reduce the design complexity, we may go up to 3 bits/stage.
Although many Pipelined ADC architectures are discussed in literature, the number of bits/stage conversion was always a designer’s choice. Many designers preferred a stage resolution of 3 bits just to reduce the design complexity. This paper discusses the options of number of bits/stage conversion techniques in Pipelined ADCs and their effect on area, speed, power dissipation and linearity. The paper examines 1, 1.5, 2, 3, 4 and 5 bits/stage conversion to implement a 10-bit Pipelined ADC. In the analysis, all the basic blocks are assumed to be identical.
The rapid advancements in electronics has resulted in digital revolution with telephony switching systems in 1970’s and continued with digital audio in 1980’s and digital video in 1990’s. This is expected to prevail in the present multimedia era and even can influence in future systems. Since all electrical signals are analog in nature and since most signal processing is done in the digital domain therefore, A/D and D/A Converters have become a necessity. Flash ADC makes all bit decisions in a single go while successive approximation ADC makes single bit decision at a time. Flash ADCs are faster but area increases exponentially with bit length while successive approximation ADC is slow and occupies less area.
Between these two extremes many other architectures exist deciding a fixed number of bits at a time such as pipeline and multi step ADCs. They balance circuit complexity and speed.