Design of Low Power CMOS LNA with Current-Reused and Notch Filter Topology for DS-UWB Application

Meng-Ting Hsu, Jhih-Huei Du, Wen-Chen Chiu

Microwave Communication and Radio Frequency Integrated Circuit Lab., Department and Institute of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Chinese Taipei.
Email: {hsumt, g9513722, g9913738}@yuntech.edu.tw

Received April 11th, 2012; revised May 9th, 2012; accepted May 16th, 2012

ABSTRACT

This paper presents the design of a low power LNA with second stage that uses a notch filter for DS-UWB application. The LNA employs a current reuse structure to reduce the power consumption and an active second order notch filter to produce band rejection in the 5 - 6 GHz frequency band. The input reflection coefficient $S_{11}$ and output reflection $S_{22}$ are both less than $-10$ dB. The maximum power gain $S_{21}$ is 15 dB while the maximum rejection ratio is over $-10$ dB at 4.8 GHz. The minimum noise figure is 5 dB. The input referred third-order intercept point (IIP3) is $-7$ dBm at 6 GHz. The power consumption is 6.4 mW from a 1-V power supply.

Keywords: Low Noise Amplifier (LNA); Low Power; Low Voltage; Ultra-Wideband (UWB); Active Notch Filter

1. Introduction

Recently, the Federal Communications Commission (FCC) in the US approved the use of ultra-wideband (UWB) technology for commercial applications from 3.1 GHz to 10.6 GHz. The UWB transmission system has two major proposed applications, direct-sequence ultra-wideband (DS-UWB) and multi-band orthogonal frequency division multiplexing (MB-OFDM). The band definition of DS-CDMA is illustrated in Figure 1(a) which extends from 3.1 to 4.9 GHz and 6 to 9.7 GHz, and MB-OFDM is defined as the range from 3168 MHz to 10296 MHz which is shown in Figure 1(b). The band range of 5 - 6 GHz is not considered in the current UWB system which is caused by the 802.11a wireless local area network (WLAN). UWB performs excellently for short-range high-speed uses, such as automotive collision-detection systems, through-wall imaging systems, and high-speed indoor networking, and plays a more and more important role in communication system applications. Low power consumption is one of the most important design concerns in the applications of this technology [1].

There are several existing topologies that have been proposed for wide-band amplifiers. The most important characteristics are that distributed amplifiers (DAs) provide good impedance matching, flat gain over a very wide range of bandwidth, and higher third-order inter modulation products (IIP3). However, the distributed amplifiers usually consume a lot of power, provide only medium gain, and occupy a large chip area [2].

Resistive shunt feedback amplifiers can provide good wideband impedance matching and improve good flatness at the expense of gain. However, a very wide bandwidth range with low noise and high gain is hard to achieve. Recently, LC-ladder matching, and band-pass Chebyshev or Butterworth filter networks have been proposed for a low-power UWB low noise amplifiers (LNA) in a 0.18 $\mu$m CMOS process [3]. It provides wideband input matching and a minimum noise figure of 4 dB under 9 mW power consumption. However, the noise figure (NF) rises rapidly at high frequencies, ranging from 5 - 8 dB in the band of 7 - 10 GHz. In addition, this topology needs a large number of high-Q inductors at the input node, so it is difficult to realize them in a small area. Therefore, it must have flat gain over the entire bandwidth, good linearity, minimum possible noise figures and low power consumption.

This paper focuses on the design and implementation of a common gate low noise amplifier (CGLNA) in a 0.18 $\mu$m CMOS process technology for DS-UWB applications. In order to minimize the undesired frequency, the active notch filter is adopted to provide a deep rejection ratio at 5.5 GHz. Recently, the research into circuits with multi-function operation capability is a hot topic. Our proposed circuit is multi-function circuit which it simultaneously performs a UWB signal amplifying and
notch filtering function. In the first step, we design the UWB amplifying circuit. In the second step, the notch filter is added properly. The input impedance, noise, gain and notch filter of UWB LNAs are discussed in Section 2. Section 3 presents the final schematic of the proposed LNA. Finally, the measurements and simulation results of the UWB LNA are discussed in Section 4, which is followed by conclusions in Section 5.

2. LNA Design Technique

2.1. Input Impedance Matching of Common Gate Amplifier

In the design of LNAs for broadband wireless receivers, there are several issues that need to be investigated. These include low and stable 50 \( \Omega \) input matching, flat gain with sufficient linearity, NF of the amplifier, and low power consumption, which is needed in portable systems. In this section, input impedance matching, noise analysis, and gain analysis for broadband LNA development is discussed.

Figure 2 shows the circuit with input stage of a common-gate amplifier. The inductor \( L_S \) is placed between the source of the MOS transistor and the ground terminal forming an LC resonator with the gate-to-source capacitance \( C_{gs} \) in a common-gate configuration [4]. The finite output resistance of the transistor also changes the input reflection of the LNA. In Figure 2, the load impedance of the common-gate stage and input impedance of the next stage will affect the matching and noise contribution due to the short-channel MOS transistor’s relatively low output resistance which is about 500 \( \Omega \) for a 0.18 \( \mu m \) CMOS process [6]. The small-signal equivalent circuit for the impedance calculation is shown in Figure 3.

From Figure 3, the input impedance can be derived as

\[ Z_{in}(s) = \frac{1}{sC_1} + \left[ \frac{sL_S}{sC_{gs}} \right] + \frac{1}{sC_{gs}} + \frac{1}{Z_{D1} Z_{D2}} \]

Note that \( g_m \) is the small signal transconductance of the transistor \( M_1 \), and that \( Z_{D1} \) and \( Z_{D2} \) are given by Equations (2) and (3), respectively.

\[ Z_{D1}(s) = \left[ \frac{r_d}{sC_{d1}} \right] + \frac{1}{sC_{gs1}} / Z_{D2} \]  

\[ Z_{D2}(s) = \frac{1}{sC_{r1}} + sL_S + \frac{1}{sC_{gs2}} \]

In the process of the derivation, \( Z_{D2} \) is indicated as the input impedance of the transistor \( M_2 \) amplifier with resistor \( R_1 \) feedback loop. And \( Z_{D1} \) is the total impedance
looking into the drain terminal of transistor $M_1$. If we set $S = j\omega$, then $\text{Re}(Z_{in})$ is the real part resistance for 50Ω source signal matching, and $\text{Im}(Z_{in})$ is the imaginary part for resonance frequency tuning.

2.2. Noise Analysis

To analyze the noise characteristics of the CGLNA, the noise sources are added to the small-signal equivalent circuit as shown in Figure 4. $i_{nd}^2$ represents the mean-square drain noise current which is given by [5-8]

$$i_{nd}^2 = 4kTg_{d0}\Delta f$$

where $k$ is the Boltzmann constant, $T$ is the absolute temperature in Kelvin, $g_{d0}$ is the zero-bias drain conductance, and $\Delta f$ is the noise bandwidth in hertz over which the measurement is made. The parameter $\gamma$ is a bias-dependent factor. For long-channel devices, $\gamma$ has the value of unity at zero $V_{DS}$ and 2/3 at saturation. For short-channel devices, the value of $\gamma$ can be more than 2, depending on the bias conditions. The induced gate noise current $i_{ng}^2$ is given by [5-8]

$$i_{ng}^2 = 4kT\delta g_{o}\Delta f$$

where $\delta$ is the gate noise coefficient of which the typical value is 4/3 for long-channel devices. Note that $g_o$ is given by

$$g_o = \frac{\omega^2C_g^2}{2g_{m0}}$$

Due to the low gain of the common-gate stage, the noise contribution of the second stage cannot be neglected. The total noise factor of a two-stage amplifier can be expressed as follows [4]

$$F = \frac{\text{Total}}{\text{Source}}$$

$$= 1 + \frac{S_{n.g.a,1} + S_{n.g.d.e,1} + S_{n.g.a,2} + S_{n.g.d.e,2}}{S_{n.n_s}}$$

$$= F_1 + \frac{S_{n.g.a,2}}{S_{n.n_s}} + \frac{S_{n.g.d.e,2}}{S_{n.n_s}}$$

(17)

where $F_1$ is the noise factor of the single common-gate stage, excluding the effect of the noise contributed by the common source-stage which is given by the later two terms. $F_1$ is given by

$$F_1 = 1 + \frac{\gamma}{\alpha R_s g_{m1}} \left( 1 + \frac{R_s^2}{Z_s(\omega)} \right) + \frac{\alpha\delta \left( 1 - |c|^2 \right) \cdot \omega^2 C_g^2 R_s}{5g_{m1}}$$

$$+ \frac{\alpha\delta |c|^2 \omega^2 C_g^2 R_s}{5g_{m1}} + \frac{2|c|}{\delta} \left( \frac{\alpha\delta}{5} \omega C_{gr1} R_s \right)$$

where $\alpha = g_m / g_{d0}$ and $|c|$ is a correlation coefficient with predicted value of 0.395 [9-11].

According to Equation (8), the drain noise is based on our circuit when considering Equation (4). The correlation between input and output noise is about 0.68 - 0.85, which is dependent on bias voltage. The total noise contribution is dominated by $g_{m1}$ in the denominators; we can increase it to reduce the overall noise. However, the input matching degrades as $g_{m1}$ increases. By properly choosing the device parameter to satisfy simultaneous gain and noise matching, we can sacrifice a little $S_{11}$ to reduce the noise contribution.

2.3. Gain Analysis (Compensation)

In order to reduce supply voltage and power consumption while providing sufficient gain at multigigahertz frequencies, a complementary amplifier with a current-reused circuit topology is employed [11-14]. Because of the corresponding gain, performance is usually not high enough for UWB application due to the tradeoff between gain and bandwidth [15,16]. The presented LNA adopts two-stage cascade architecture to achieve enough power gain and bandwidth. The first stage is designed to resonate at the lower band, and the second stage is to resonate at the higher band. In order to achieve a flatness power gain, the inter-stage matching network is designed for gain compensation. The behavior of gain compensation is illustrated in Figure 5.

2.4. Notch Filter

Recently, some researchers have reported on LNA with notch filters [17-22]. Figure 6(a) shows an active second-order notch filter and a small signal equivalent circuit is shown in Figure 6(b). From Figure 6(b), the input impedance of the filter is given by [18]

$$Z_{in, notch} = j\omega L_f + \frac{1}{j\omega} \left( \frac{1}{C_{gr1}} + \frac{1}{C_f} \right)$$

$$- \frac{g_m}{\omega^2 C_{gr1} C_f} + R_{sf} + r_g$$

(9)
Design of Low Power CMOS LNA with Current-Reused and Notch Filter Topology for DS-UWB Application

Figure 5. Two-stage amplifiers with the behavior of gain compensation.

Figure 6. (a) Schematic of the second-order active notch filter; (b) The small signal equivalent circuit.

where \( g_{m1} \) is large enough to cancel the denominator, and where the Q-factor of the notch filter becomes infinity. Thus, a very deep rejection ratio is obtained. The rejection frequency can be derived as

\[
 f_{\text{notch}} = \frac{1}{2\pi \sqrt{L_f \left( \frac{C_{g1} C_f}{C_{g1} + C_f} \right)}} \tag{11}
\]

From the 802.11a WLAN system, the major interference sources are the in-band signal which occupies at the 5 - 6 GHz band, so the frequency of notch filter \( f_{\text{notch}} \) which is set to be 5.5 GHz. As can be seen from Figure 7, the image signal at 5.5 GHz is very low, while the impedance at the wanted signal has a peak value.

3. Final Proposed LNA Circuit

The fully integrated UWB LNA with current-reused and notch filter topology is implemented in the TSMC 0.18 \( \mu \)m CMOS process. The schematic of this circuit including the output buffer is shown in Figure 8. In this circuit, both \( M_1 \) and \( M_2 \) operate as common-source stages, but they share the same bias current. The signal amplified by \( M_1 \) is coupled to the gate of \( M_2 \) by \( C_1 \) while the source of \( M_2 \) is bypassed by \( C_2 \). The circuit thus saves power through the reuse of the bias current [14]. To elevate the bandwidth of the CMOS LNA close to 3.1 - 10.6 GHz, a two-stage configuration with band extension inductor \( L_s \) is adopted. The input common-gate stage not only provides wideband input matching, but also a narrow-band frequency at lower frequency. The spiral inductor \( L_s \) is chosen with a relatively high Q factor, and resonates with \( C_{g1} \) of \( M_1 \) around the center of the 3.1 to 10.6 GHz band. The second stage of the common source amplifier with inductive load \( L_d2 \) provides high-frequency gain and determines higher frequency of the LNA. To achieve the goal of low power operation, the second stage is stacked on top of the first stage. The inter-stage matching network consists of \( L_g \) and \( C_{g2} \), which is to maintain gain.
flatness. The $M_6$ transistor with bias in Figure 8 is tuned as a current source $I_1$ in Figure 6.

The series inductor $L_b$ further resonates with the input capacitance of $M_3$, resulting in a large bandwidth and some residual peaking on the frequency response. Figure 9 shows the bandwidth improvement for practical $L_b$ value.

The bypass capacitor $C_2$ provides an ac ground path for the second stage and avoids the coupling to the first stage. A source follower stage has been added as an output buffer for measurement purposes. The branch current in the proposed circuit with $I_{D1}$, $I_{D2}$ and $I_{D3}$ is 2.76 mA, 2.27 mA and 0.88 mA, respectively. $I_{D1}$ indicates the current of the first stage with current-reused topology, $I_{D2}$ indicates the current of the output stage, and $I_{D3}$ indicates the current of the notch filter circuit. Devices sizes are summarized in Table 1.

4. Measurement Results

The chip microphotograph of the fully integrated UWB LNA is shown in Figure 10. The area of the circuit including testing pads occupies approximately 1.26 mm$^2$. The total power consumption of the proposed LNA including the output buffer is only 6.4 mW under 1-V supply voltage. Figures 11 and 12 show the measured and simulated input and output reflection coefficients.

The $S_{11}$ and $S_{22}$ are both below –10 dB over the entire 3 - 10 GHz band. The difference with the 1 GHz frequency shift between simulation and measurement is caused by the variation of parameters and pad coupling capacitance of the measuring process.

The measured and simulated power gain of the LNA is shown in Figure 13. In the 3 - 5 GHz band, the measured peak gain is 15 dB at 3.1 GHz while in the 6 - 12 GHz band the peak gain is 11 dB at 11.6 GHz. The high band has gained variation with about 3 - 4 dB between the simulation and measurement. The original frequency of the notch filter is designed at 5.5 GHz. The results come from the parasitic quality of the notch filter, especially caused by the input capacitive property of transistors $M_5$ and $M_6$. Owing to the variation of capacitance, the location of the frequency also shifted forward. Therefore, the center frequency of the notch band is tuned to 4.8 GHz with a minimum rejection gain of –9.7 dB. Figure 14 shows the measured and simulated noise figures of the LNA.

The measured minimum noise figure is about 5 dB around 4 GHz. The difference of average noise figures between the measurement and simulation is about 2 dB below 8 GHz. This extra noise arose from the process

---

Table 1. Device dimension.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Device dimension</th>
</tr>
</thead>
<tbody>
<tr>
<td>Devices Size</td>
<td></td>
</tr>
<tr>
<td>$M_1$</td>
<td>0.18 x 85 (L x W) (μm)</td>
</tr>
<tr>
<td>$M_2$</td>
<td>0.18 x 80 (L x W) (μm)</td>
</tr>
<tr>
<td>$M_3$</td>
<td>0.18 x 60 (L x W) (μm)</td>
</tr>
<tr>
<td>$M_4$</td>
<td>0.18 x 55 (L x W) (μm)</td>
</tr>
<tr>
<td>$M_5$</td>
<td>0.18 x 72 (L x W) (μm)</td>
</tr>
<tr>
<td>$M_6$</td>
<td>0.18 x 55 (L x W) (μm)</td>
</tr>
<tr>
<td>$L_{d1}$</td>
<td>8.68 (nH)</td>
</tr>
<tr>
<td>$L_{d2}$</td>
<td>1.87 (nH)</td>
</tr>
<tr>
<td>$L_g$</td>
<td>2.02 (nH)</td>
</tr>
<tr>
<td>$L_s$</td>
<td>2.31 (nH)</td>
</tr>
<tr>
<td>$L_o$</td>
<td>1.21 (nH)</td>
</tr>
<tr>
<td>$L_f$</td>
<td>6.84 (nH)</td>
</tr>
<tr>
<td>$C_g$</td>
<td>0.32 (nF)</td>
</tr>
<tr>
<td>$C_e$</td>
<td>900 (fF)</td>
</tr>
<tr>
<td>$C_i$</td>
<td>198 (fF)</td>
</tr>
</tbody>
</table>
variation of the device and the structure of the common-gate LNA circuit. The high NF in the 5.5 GHz zone will slightly affect the signal transmission of system performance. A two-tone test with 10 MHz tone separation was performed to measure the third-order intermodulation distortion (IMD3). **Figure 15** shows that the measured input third-order intercept point (IIP3) at 6 GHz is \(-7\) dBm.

A figure-of-merit (FOM) is proposed to characterize the overall performance of the UWB LNA and evaluate the effectiveness of the design methodology as follows [21]:

\[
\text{FOM} = \frac{1}{P_{1dB} + 10 \log_{10}(G)}
\]
Design of Low Power CMOS LNA with Current-Reused and Notch Filter Topology for DS-UWB Application

where Gain is maximum power gain, BW is bandwidth, NF is the minimum noise figure and RR indicates the rejection ratio. Generally, gain variation is not considered in notch filter; yet in this design, Gain\text{max}, bandwidth, noise\text{min}, power consumption and rejection ratios are considered in the FOM.

A summary of the rest of the measurements is also included in Table 2. The performance comparison with other reported papers is shown in Table 3. The rejection gained more than 20 dB in Table 3 which is nearly the lowest because of the larger variation of the ripple with gain flatness. Compared with these amplifiers, this work achieves the highest FOM and the lowest power consumption of 6.4 mW.

5. Conclusion

A low power LNA with notch filter intended for 4.8 GHz interference rejection in UWB systems has been presented in this paper. The proposed common-gate is employed to achieve wideband input matching with low noise and very low power consumption using a stagger tuning technique and current reused architecture. The power consumption is 6.4 mW with 1 V supply voltage. From 3.1 to 10.6 GHz, the power gain is higher than 15 dB and the minimum noise figure is 5 dB. The deepest rejection ratio that can be attained is –10 dB.

6. Acknowledgements

The authors wish to thank the Chip Implementation Center (CIC) of the Nation Science Council, Taiwan, for supporting the TSMC CMOS process and further fabrication. This work has been supported by National Yunlin University of Science & Technology with 97T13.

REFERENCES


