Design of a Low-Noise Front-End Readout Circuit for CdZnTe Detectors

Bo Gan, Tingcun Wei, Wu Gao, Huiming Zeng, Yann Hu

School of Computer Science and Technology, Northwestern Polytechnical University, Xi’an, China.
Email: shykongxin@163.com

Received January 9th, 2013; revised February 11th, 2013; accepted February 22nd, 2013

Copyright © 2013 Bo Gan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

ABSTRACT

In this paper, the design of a novel low-noise front-end readout circuit for Cadmium zinc telluride (CdZnTe) X-ray and γ-ray detectors is described. The front-end readout circuits include the charge sensitive amplifier (CSA) and the CR-RC shaper is implemented in TSMC 0.35 μm mixed-signal CMOS technology. The die size of the prototype chip is 4.9 mm × 2.2 mm. The simulation results show that, the noise performance is 46 electrons + 10 electrons/pF, and power consumption is 1.65 mW per channel.

Keywords: CdZnTe; Detector; Low Noise; Front-End; Readout; CMOS

1. Introduction

Cadmium zinc telluride (CdZnTe) crystal [1] is a new semiconductor material which has a high performance in the radiation environment at room-temperature. The CdZnTe detectors, which have several significant advantages such as high stopping power, good energy resolution and high spatial resolution, are one of the principal detector materials for the next-generation X-ray imager and γ-ray imager. In the present, a number of internationally renowned research institutions and universities are actively using these detector systems to carry out research in the areas of medical imaging, illicit substance detection and materials characterization [2,3].

As the most important part of the detector system, the low noise front-end readout circuits would have an important impact for the performances of the whole system. Since the CdZnTe detectors are usually used for the detection of X-ray and γ-ray, the input signals, which would be processed by the readout circuit, should exist in a high bandwidth. And the minimum signal must be an extremely weak signal. In order to ensure the signal to noise ratio (SNR) and sufficient range of the output signal, the front-end readout circuits with very low-noise and very high gain are necessary. For these two requirements, the low-noise design is the most important in the various performance requirements [4].

In this paper, the design of the front-end readout circuit for CdZnTe detectors is implemented in TSMC 0.35 μm mixed-signal CMOS technology. We have designed a 32-channel chip, each channel consists of a charge sensitive amplifier (CSA), a CR-RC shaper amplifier and an output buffer (Figure 1).
Compared to the existing designs, in this paper, we improved the circuits of preamplifier and shaper. And an ultra low-noise front-end readout circuit has been achieved. When the detector capacitor was 5 pF, and the output SNR is greater than 10, the minimum value of input signal can be reached to 1000 electrons.

2. Preamplifier Design

The noise performance at the output of a preamplifier is determined by two factors: the intrinsic noise generated by the preamplifier itself and the noise of the detector [6]. Therefore, low noise preamplifier design would be achieved considering preliminary minimization of the intrinsic noise of the preamplifier and then obtaining the optimal noise matching condition in the preamplifier for the given detector.

Both the optimal noise matching condition and the intrinsic noise contribution of the preamplifier are principally determined by the input transistor. In this paper, we choose a NMOS input transistor.

The noise performance of the input stage is characterized by the equivalent noise voltage source \( V_n^e \) [7]:

\[
V_n^e = \frac{8 kT}{3 g_m} + \frac{K_f}{C_{ox} W L f} \gamma
\]

In Equation (1), we can see that the circuit noise is built up from the thermal noise of channel and the flicker noise of input transistor. As a result, we could keep \( K_f \) as small as possible in order to reduce noise. In TSMC 0.35 \( \mu \)m CMOS technology, \( K_f \) of the NMOS transistors is \( 1.0 \times 10^{-24} \), and the value of PMOS transistors is \( 3.5 \times 10^{-24} \). In order to minimize the intrinsic noise, a NMOS input transistor should be chosen with a smaller value of \( K_f \).

Also, if choosing a PMOS transistor as input, in order to reduce the effect by the power supply noise we have to make the source of input transistor connect to ground. Therefore it is necessary to use a pair of positive and negative voltages as \( V_{DD} \) and \( V_{SS} \), so we need 3 power supplies, thus increasing the design difficulty of the I/O cell and ESD circuits. Moreover, using \( V_{DD}, V_{SS} \) and GND at the same time is not conducive to integrate follow-up digital circuits into the chip, while using \( V_{DD}, V_{SS} \) and GND at the same time is not conducive to integrate follow-up digital circuits into the chip.

The core of the preamplifier is implemented with a single-ended input split-leg cascode configuration shown in Figure 2. A large bias current would through the input device to achieve large transconductance, which is necessary for fast rise time. However, the bias current in the output leg should keep low in order to provide high impedance for high open-loop gain.

Figure 2. Schematic of preamplifier.
Comparing the two cascode configurations shown in Figure 3, we can see that a split-leg straight cascode configuration is better than the folded cascode counterpart [8]. Because it maximizes the current in the input transistor by summing the current in both legs for highest $g_{m}$ while also providing high impedance at the output node. However, bias current in the output leg must be large enough to avoid that a slew-rate limited response for a large capacitive load at the amplifier output.

In the folded topology, we usually choose a PMOS transistor as $M_1$ in order to get the best performance. It is desirable to keep $M_1$ small to reduce the capacitance at its drain and source that are connected to the sensitive high-impedance output node which contributes dominant pole and the split node that contributes the critical second pole. But at the same time, $M_1$ should be large enough to keep the resistance looking into its source small [9]. In other words, to satisfy these two conflicting requirements, we must maximize the transconductance to capacitance ratio of $M_1$. Therefore, $M_1$ should be a NMOS transistor, because it yields higher $g_{m}$, particularly in strong inversion region, and lower junction capacitance due to lower doping profiles, than a PMOS transistor.

The preamplifier’s main design parameters are given in Table 1.

### 3. Shaper Design

In Equation (1) we can see that when the transistor is determined, in different frequency domain, the thermal noise of amplifier is fixed, and the flicker noise should be reduced as the frequency increases. Figure 4 shows the circuit noise in different frequency. If the frequency closes to 0, the flicker noise will be very large. It will significantly affect the overall circuit noise performance.

As a result, it is necessary to insert a shaper following the preamplifier. In the frequency domain the shaper can be considered as an active band-pass filter, which is used to limit the input signal bandwidth from the charge sensitive amplifier, to reduce the gain in low-frequency (therefore reduce the low frequency noise), and to increase the signal to noise ratio $S/N$ of the system.

By calculating and comparing, for the preamplifier of this design, when the shaping time $T_p$ is close to $1.5 \mu s$, we can get the best noise filtering effect. Not only the flicker noise will be significantly reduced, but also the thermal noise will not be introduced too much. In this design, we have chosen a PMOS transistor as the feedback resistance $R_f$, in order to adjust the shaping time.

The schematic of the shaper’s core amplifier is same to the one of preamplifier. The only difference is that they have different transistor dimensions. The focus of shaper design is to adjust the value of coupling $C_r$ and feedback $C_r$, in order to change the shaping time and gain of shaper.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply $V_{dd}$</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Input transistor dimension $W/L$</td>
<td>2000 $\mu$m/500nm</td>
</tr>
<tr>
<td>Bias current $I_d$</td>
<td>300 $\mu$A</td>
</tr>
<tr>
<td>Feedback capacitance $C_f$</td>
<td>0.1 pF</td>
</tr>
<tr>
<td>Power consumption $P_d$</td>
<td>About 1.3 mW</td>
</tr>
</tbody>
</table>
The main design parameters of shaper are shown in Table 2.

4. Experimental Results and Discussions

In order to investigate the features of the front-end readout circuit designed above, we have made a simulation by SPECTRE. The input signals are current pulses, such as a pulse of 80 nA during 40 ns, the charges of this pulse is about 20,000 electrons.

Assuming 5 pF detector capacitance and 20,000 electrons input charges, the simulation results of the readout circuit’s output signal is shown in Figure 5. By calculating and measuring, we can get the following results. The gain of readout system is 4 mV/pC, the power consumption is less than 1.65 mW, and the shaping time can be adjusted from 1 μs to 3 μs.

The noise of the chip has been simulated by the following methods. The output voltage fluctuation of a single channel is measured. The equivalent noise charge (ENC) with an input stray capacitance can be determined when the input level is known. Layout of one channel and bias circuit is shown in Figure 6. And then, measure the average of the ENC for different channel and same detector capacitor in a multi-channel design. Layout of the 32-channel readout system is shown in Figure 7. The results are presented in Figure 8. Based on the above measurement, we get a convergent result. It shows that the noise performance was 46 electrons for a 0 pF detector capacitance with a slope of 10 electrons/pF.

5. Conclusion

In this paper, a low noise readout circuit for CdZnTe detector has been presented. The simulation results show that, a noise performance of $\text{ENC} = 46 \, e^- + 10 \, e^-/\text{pF}$
Design of a Low-Noise Front-End Readout Circuit for CdZnTe Detectors

Figure 5. Output signal of front-end readout circuit.

Figure 6. Layout of 1-channel readout and bias circuits.

Figure 7. Layout of 32-channel readout system.

Figure 8. Circuit noise performance vs. detector capacitor.

can be obtained with a power consumption of 1.65 mW per channel for a shaping time of 1.5 μs, and this design can be used in multi-channel detector readout systems. The results show us a reasonable possibility for X-ray and γ-ray imaging to detect above 1000 electrons. And this kind of CdZnTe front-end readout circuits can be widely used in particle physics, nuclear physics, X-ray detection and γ-ray detection.

REFERENCES


Design of a Low-Noise Front-End Readout Circuit for CdZnTe Detectors


