Efficient Time-Domain Signal and Noise FET Models for Millimetre-Wave Applications

Shahrooz Asadi, Mustapha C. E. Yagoub

School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, Canada.
Email: sasad063@uottawa.ca, myagoub@uottawa.ca

Received October 10th, 2012; revised November 15th, 2012; accepted November 30th, 2012

ABSTRACT

Based on the active coupled line concept, a novel approach for efficient signal and noise modeling of millimeter-wave field-effect transistors is proposed. The distributed model considers the effect of wave propagation along the device electrodes, which can significantly affect the device performance especially in the millimetre-wave range. By solving the multi-conductor transmission line equations using the Finite-Difference Time-Domain technique, the proposed procedure can accurately determine the signal and noise performance of the transistor. In order to demonstrate the proposed FET model accuracy, a distributed low-noise amplifier was designed and tested. A model selection is often a trade-off between procedure complexity and response accuracy. Using the proposed distributed model versus the circuit-based model will allow increasing the model frequency range.

Keywords: Distributed Model; FDTD; Noise Correlation Matrix; FET

1. Introduction

Efficient Computer-Aided Design (CAD) of high-frequency systems is critically based on the performance of their internal component models. As the core of modern communication systems, active devices should be then carefully modeled for reliable system design. In high frequencies, when the device physical dimensions become comparable to the wavelength, the input active transmission line has a different reactance from the output transmission line [1,2], exhibiting different phase velocities for the input and output signals. Therefore, the phase cancellation due to the phase velocity mismatching will affect the device performance [3]. Thus, a full-wave time-domain analysis involving distributed elements should be considered. However, this type of analysis is highly time consuming [4-6], even if different simulation time reduction techniques have been already proposed [7]. As a result, semi-distributed models such as the slice model could be seen as a suitable alternative to overcome this limitation [8]. As a result, semi-distributed models such as the slice model could be seen as a suitable alternative to overcome this limitation [8]. However, by increasing the frequency up to the millimetre-wave range, the slice model cannot precisely model the wave propagation effect and phase cancellation phenomena. Therefore, to achieve more accurate design in millimetre-wave applications, one needs to develop a more advanced distributed model.

In this paper, a distributed model is proposed [9]. It includes the effect of wave propagation along the electrodes more accurately than the semi distributed model although the CPU time of this model is a little higher than the slice model. Since a time domain analytical solution does not exist, a numerical approach was used. Among all the existing methods, the Finite-Difference Time-Domain method (FDTD) was retained as one of the most widely used in this area [10]. The proposed model was demonstrated through the design of a distributed amplifier.

2. Signal FET Modeling

The proposed millimetre-wave Field Effect Transistor (FET) model is shown in Figure 1. It consists of three active coupled transmission lines (i.e., the three coupled electrodes of the device). As shown in this Figure, each elementary section $\Delta x$ of the model can be represented by a 6-port equivalent circuit. This approach combines a conventional FET small-signal equivalent circuit model with a distributed circuit to account for the coupled transmission line effect of the electrode structure where all parameters are per unit length. With the condition $\Delta x \to 0$, we obtain the following system of equations [11,12]:

$$
\begin{align*}
\frac{\partial I_d(x,t)}{\partial t} + C_{11} \frac{\partial V_d(x,t)}{\partial t} - C_{12} \frac{\partial V_g(x,t)}{\partial t} - C_{13} \frac{\partial V'_e(x,t)}{\partial t} + G_m V'_e(x,t) + G_d (V_d(x,t) - V_e(x,t)) &= 0
\end{align*}
$$

(1)
Efficient Time-Domain Signal and Noise FET Models for Millimetre-Wave Applications

\[
\frac{\partial I_g(x,t)}{\partial x} + C_{22} \frac{\partial V_g(x,t)}{\partial t} - C_{12} \frac{\partial V_d(x,t)}{\partial t} + C_{gs} \frac{\partial V'(x,t)}{\partial t} = 0
\]

\[
\frac{\partial I_d(x,t)}{\partial x} + C_{33} \frac{\partial V_d(x,t)}{\partial t} - C_{13} \frac{\partial V_g(x,t)}{\partial t} = 0
\]

\[
-C_{gs} \frac{\partial V'(x,t)}{\partial t} - G_m V'(x,t) + G_{dd} \left( V_s(x,t) - V_d(x,t) \right) = 0
\]

\[
\frac{\partial V_d(x,t)}{\partial x} + R_{d} I_d(x,t) + L_{ds} \frac{\partial I_d(x,t)}{\partial t} + M_{gs} \frac{\partial I_g(x,t)}{\partial t} = 0
\]

\[
\frac{\partial I_g(x,t)}{\partial x} + M_{gd} \frac{\partial I_d(x,t)}{\partial t} + M_{ds} \frac{\partial I_s(x,t)}{\partial t} = 0
\]

\[
\frac{\partial V'(x,t)}{\partial x} + R_{g} I_g(x,t) + L_{gs} \frac{\partial I_g(x,t)}{\partial t} + M_{gd} \frac{\partial I_d(x,t)}{\partial t} = 0
\]

\[
\frac{\partial I_s(x,t)}{\partial x} + R_{s} I_s(x,t) + L_{gs} \frac{\partial I_g(x,t)}{\partial t} + M_{gs} \frac{\partial I_d(x,t)}{\partial t} = 0
\]

\[
\frac{\partial V'(x,t)}{\partial x} + R_{g} I_g(x,t) + L_{gs} \frac{\partial I_g(x,t)}{\partial t} + M_{gs} \frac{\partial I_d(x,t)}{\partial t} = 0
\]

where

\[
V_{ds} \quad V_{gd} \quad V_{gs}
\]

\[
I_{ds} \quad I_{gd} \quad I_{gs}
\]

\[
C_{11} = C_{ap} + C_{ad} + C_{gp},
\]

\[
C_{22} = C_{ad} + C_{gd},
\]

\[
C_{33} = C_{ap} + C_{ds},
\]

\[
C_{12} = C_{ds}, \quad C_{13} = C_{dd}, \quad C_{12} = C_{ad}.
\]

and where \( V_d, V_g, \) and \( V_s \) are the drain, gate and source voltages, respectively, and \( V' \) the voltage across gate-source capacitor. \( I_d, I_g, \) and \( I_s \) are the drain, gate and source currents, respectively. These variables are time-dependent and function of the position \( x \) along the device width. Also, \( M_{ds}, M_{gs}, \) and \( M_{gd} \) represent the mutual inductances between drain-source, gate-drain and gate-source, respectively. In the above system, we have an extra unknown parameter, \( i.e., \) the gate-source capacitance voltage \( V'_g \). Therefore, the following equation should be included to complete the system of equations

\[
V'_g(x,t) + V_s(x,t) + R_C \frac{\partial V'_g(x,t)}{\partial t} - V_g(x,t) = 0
\]

**3. Noise FET Modeling**

Similarly to the signal model proposed in the above section, a noise model can be developed based on the same concept, \( i.e., \) a set of transmission lines excited by noise equivalent sources distributed on the conductors, as shown in Figure 2. We thus have

\[
\frac{\partial}{\partial x} [V'] + [C] \frac{\partial [V']}{\partial t} + [G][V'] + [j_n] = 0
\]

\[
\frac{\partial}{\partial x} [V] + [L] \frac{\partial [I]}{\partial t} + [R][I] + [v_n] = 0
\]

where
\[ I = \begin{bmatrix} I_d(x,t), I_g(x,t), I_s(x,t) \end{bmatrix}. \]
\[ I' = \begin{bmatrix} I_d(x,t), I_g(x,t), I_s(x,t), 0 \end{bmatrix}. \]
\[ V' = \begin{bmatrix} V_d(x,t), V_g(x,t), V_s(x,t), V'_g(x,t) \end{bmatrix}. \]
\[ V = \begin{bmatrix} V_d(x,t), V_g(x,t), V'_g(x,t) \end{bmatrix}. \]
\[ L = \begin{bmatrix} L_{gd} & M_{gd} & M_{gs} \\ M_{gd} & L_{gg} & M_{gs} \\ M_{gs} & M_{gs} & L_{ss} \end{bmatrix}, \]
\[ R = \begin{bmatrix} R_d & 0 & 0 \\ 0 & R_g & 0 \\ 0 & 0 & R_s \end{bmatrix}, \]
\[ C = \begin{bmatrix} C_{11} & -C_{12} & -C_{13} & 0 \\ -C_{12} & C_{22} & 0 & C_{gs} \\ -C_{13} & 0 & C_{ss} & -C_{gs} \\ 0 & 0 & 0 & R_{C_{gs}} \end{bmatrix}, \]
\[ G = \begin{bmatrix} G_{ds} & 0 & -G_{ds} & G_m \\ 0 & 0 & 0 & 0 \\ -G_{ds} & 0 & G_{ds} & -G_m \\ 0 & -1 & 1 & 1 \end{bmatrix}. \]

Note that the vectors \([v_n]\) and \([j_n]\) in Figure 2 are the linear density of exciting voltage and current noise sources, respectively.

To evaluate the noise sources, we considered a noisy FET subsection with gate width \(\Delta x\). Thus, the unit-per-length noise correlation matrix for chain representation of the transistor (\(CA_{UPL}\)) can be deduced as [13]
\[ \left[ CA_{UPL} \right] = \left[ \begin{bmatrix} [v_n] \\ [j_n] \end{bmatrix} \right] \left[ \begin{bmatrix} [v_n] \\ [j_n] \end{bmatrix} \right]^T = \left[ \begin{bmatrix} C_{11} & C_{12} \\ C_{21} & C_{22} \end{bmatrix} \right] \tag{9} \]
where \(< >\) denotes the ensemble average and + the transposed complex conjugate. According to the correlation matrix definition, we can calculate \([v_n]\) and \([j_n]\) knowing (\(CA_{UPL}\)), to completely describe the proposed FET noise model. Indeed, by solving (9), the noise parameters of the transistor can be obtained.

Based on the transmission line circuit theory, the model impedance and admittance matrices can be expressed as
\[ \left[ Z(\omega) \right] = \left[ R(\omega) \right] + j\omega\left[ L(\omega) \right] \]
\[ \left[ Y(\omega) \right] = \left[ G(\omega) \right] + j\omega\left[ C(\omega) \right] + \left[ Y_0 \right] \tag{10} \]
where \([R], [L], [C], [G]\) refer to the matrix representation of the well-known distributed circuit parameters of a transmission line namely, the resistance \(R\), the inductance \(L\), the capacitance \(C\), and the conductance \(G\), respectively. \([Y_0]\) is accounted for the active parallel sub-section of the model. By solving the second-order differential equations of the model, its voltage and current vectors can be written as [14]
\[ \left[ V(\omega) \right] = \left[ S_1 \right] \exp(-[\Gamma_x]V') + \left[ S_2 \right] \exp(+[\Gamma_x]V') \tag{11} \]
\[ \left[ I(\omega) \right] = \left[ S_1 \right] \exp(-[\Gamma_x]I') - \left[ S_2 \right] \exp(+[\Gamma_x]I') \tag{12} \]
where
\[ \left[ V(\omega) \right] = \begin{bmatrix} V^d(\omega) & V^g(\omega) & V'^g(\omega) \end{bmatrix} \]
and
\[ \left[ I(\omega) \right] = \begin{bmatrix} I^d(\omega) & I^g(\omega) & I'^g(\omega) \end{bmatrix} \]
represent the voltage and current vectors at the transistor terminals, respectively (Here \(d, g, s\) stand for drain, gate and source, respectively). The superscript "\(^*\)" refers to the vector transpose. Let the elements of matrix \([\Gamma]\) be the eigenvalues of \([Z]\)\([Y]\) (or \([Z]\)\([Z]\)) and the elements of matrices \([S_1]\) and \([S_2]\) be the eigenvectors of \([Z]\)\([Y]\) and \([Y]\)\([Z]\), respectively [16]. By considering the boundary conditions of the six-port model, the unknown coefficients \(V^*\) and \(V^-\) can be determined. Then, applying (11) and (12) for \(x = 0\) and \(x = w\), \(w\) being the gate width, the voltages and currents of each port can be obtained, leading to the 6*6 impedance \([\left[ Z_{exp} \right]\) and admittance \([\left[ Y_{exp} \right]\) matrices of the model, which can be easily transformed to the scattering matrix form.

### 3.1. The FDTD Formulation

The FDTD technique was used to solve the above equations. Applications of the FDTD method to the full-wave solution of Maxwell’s equations have shown that accuracy and stability of the solution can be achieved if the electric and magnetic field solution points are chosen to alternate in space and be separated by one-half the position discretization, e.g., \(\Delta x/2\), and to also be interlaced in time and separated by \(\Delta t/2\) [15-16]. To incorporate these constraints into the FDTD solution of the transmission-line equations, we divided each line into \(Nx\) sections of length \(\Delta x\), as shown in Figure 3. Similarly, we divided the total solution time into segments of length \(\Delta t\). In order to insure the stability of the discretization process and to insure second-order accuracy, we interlaced the \(\Delta x\) + 1 voltage points, \(V_1, V_2, ..., V_{N_x+1}\) and the \(\Delta x\) current points, \(I_1, I_2, ..., I_{N_x}\). Each voltage and adjacent current solution points were separated by \(\Delta t/2\). In addition, the time points were also interlaced, and each voltage time point and adjacent current time point were separated by \(\Delta t/2\) [17,18]. Then, (8) can lead to
Figure 3. Relation between the spatial and temporal discretization to achieve second-order accuracy in the discretization of the derivatives.

\[
\frac{1}{\Delta x} \left( [d^2 J_k^{n+1/2}] - [d^2 J_k^{n+1/2}] \right) + \frac{C_{11}}{\Delta t} \left( [d J_k^{n+1/2}] - [d J_k^{n+1/2}] \right) \\
- \frac{C_{12}}{\Delta t} \left( [d J_k^{n+1/2}] - [d J_k^{n+1/2}] \right) + \frac{C_{13}}{\Delta t} \left( [d J_k^{n+1/2}] - [d J_k^{n+1/2}] \right) + \frac{G_m}{2} \left( [j J_k^{n+1/2}] + [j J_k^{n+1/2}] \right) \\
+ \frac{G_{sV}}{2} \left( [j J_k^{n+1/2}] - [j J_k^{n+1/2}] \right) \\
+ \sum_{n=1}^{N_x+1} \left( \frac{1}{2} \left( [v_{1,n}] + [v_{1,n}] \right) \right) = 0
\]

\[
\frac{1}{\Delta x} \left( [d^2 J_k^{n+1/2}] - [d^2 J_k^{n+1/2}] \right) + \frac{R_m}{2} \left( [j J_k^{n+1/2}] + [j J_k^{n+1/2}] \right) \\
+ \frac{L_m}{\Delta t} \left( [j J_k^{n+1/2}] - [j J_k^{n+1/2}] \right) + \frac{M_{ms}}{\Delta t} \left( [j J_k^{n+1/2}] - [j J_k^{n+1/2}] \right) \\
+ \frac{M_{ss}}{\Delta t} \left( [j j J_k^{n+1/2}] - [j j J_k^{n+1/2}] \right) \\
+ \sum_{n=1}^{N_x+1} \left( \frac{1}{2} \left( [j J_k^{n+1/2}] + [j J_k^{n+1/2}] \right) \right) = 0
\]
Applying the finite difference approximation to (7) gives
\[
\frac{RC}{\Delta t} \left( [e^{n+1}]_k - [e^n]_k \right) + \frac{1}{2} \left( [e^{n+1}]_k - [e^n]_k \right) = \frac{1}{2} \left( [e^{n+1}]_k + [e^n]_k \right)
\]
with
\[
[v^\prime]_f = [v^\prime (i-1) \Delta x, j \Delta t]
\]
and
\[
[dI^\prime]_f = [dI (i-1/2) \Delta x, j \Delta t]
\]
for the drain electrode
\[
[\Delta I^\prime]_f = [\Delta I (i-1/2) \Delta x, j \Delta t]
\]
and
\[
[\Delta I^\prime]_g = [\Delta I (i-1/2) \Delta x, j \Delta t]
\]
for the gate electrode
\[
[\Delta I^\prime]_s = [\Delta I (i-1/2) \Delta x, j \Delta t]
\]
for the source electrode,
where \( k, m \) and \( n \) are integers. Solving these equations gives the required recursion relations
\[
[V^\prime]_k^{n+1} = \left( \frac{1}{\Delta t} [C] + \frac{1}{2} [G] \right) \left( \frac{1}{\Delta t} [C] - \frac{1}{2} [G] \right) [V^n]_k
\]
\[
- \frac{1}{\Delta t} \left( [I^\prime]_{k-1/2}^{n+1} - [I^\prime]_{k-1/2}^{n} \right) + \frac{\Delta x}{2} \sum_{m=1}^{N_x} \left( [j^\prime]_m^{n+1} + [j^\prime]_m^{n} \right)
\]
\[
[I^\prime + 1/2]_k
\]
\[
= \left( \frac{1}{\Delta t} [L] + \frac{1}{2} [R] \right) \left( \frac{1}{\Delta t} [L] - \frac{1}{2} [R] \right) [I^{n+1/2}]_k
\]
\[
- \frac{1}{\Delta x} \left( [V^\prime]_{k+1/2}^{n+1} - [V^\prime]_{k+1/2}^{n} \right) + \frac{\Delta x}{2} \sum_{m=1}^{N_x} \left( [y^\prime]_m^{n+1/2} + [y^\prime]_m^{n+1/2} \right)
\]
\[
(21)
\]
Superposing all the distributed noise sources is equivalent to a summation in (21) and (22) over the gate width for \( m = 1, \ldots, N_x + 1 \). Because of its simplicity, the leapfrog method was used to solve the above equations [13,14]. First the voltages along the line were solved for a fixed time using (21) then the currents were determined using (22). The solution starts with an initially relaxed line having zero voltage and current.

### 3.2. Transistor Noise Correlation Matrix

To find the noise correlation matrix for admittance representation of the transistor as a noisy six-port active network (as in Figure 2), the values of port currents should be determined when they are all assumed short-circuited simultaneously. Equation (21) for \( k = 0 \) and \( k = N_x + 1 \) becomes

\[
V^\prime_{1+n+1} = \left( \frac{C}{\Delta t} + \frac{1}{2} G \right) \left( \frac{C}{\Delta t} - \frac{1}{2} G \right) V^\prime_{1+n} - \frac{1}{\Delta t} \left( I^\prime_{n+1/2} - I^\prime_{n+1/2} \right) + \frac{\Delta x}{2} \sum_{m=1}^{N_x} \left( j^\prime_{m+1} + j^\prime_{m} \right)
\]
\[
V^\prime_{N+1} = \left( \frac{C}{\Delta t} + \frac{1}{2} G \right) \left( \frac{C}{\Delta t} - \frac{1}{2} G \right) V^\prime_{N+n} - \frac{1}{\Delta t} \left( I^\prime_{N+1/2} - I^\prime_{N+1/2} \right) + \frac{\Delta x}{2} \sum_{m=1}^{N_x} \left( j^\prime_{m+1} + j^\prime_{m} \right)
\]

By considering Figure 3, this equation requires that we replace \( \Delta x \) by \( \Delta x/2 \) only for \( k = 1 \) and \( k = N_x+1 \).

In order to determine the transistor noise parameters, we set the input voltage source as zero (\( V_i = 0 \)). Referring to Figure 4, we denoted the currents at the source point \( x = 0 \) as \( I_0 \) and at the load point \( x = L \) as \( I_{N_x+1} \). To determine the currents \( I_1 \) and \( I_{N_x} \) at short-circuited ports \( x = 0 \) and \( x = L \), we set \( V_1 = V_{N+1} = 0 \). The finite difference approximation of (23) for \( k = 1 \) and \( k = N_x \) can be then written as (25) and (26), respectively.

\[
[I^\prime + 1/2]_k = \left( \frac{1}{\Delta t} [L] + \frac{1}{2} [R] \right) \left( \frac{1}{\Delta t} [L] - \frac{1}{2} [R] \right) [I^{n+1/2}]_k
\]
\[
- \frac{1}{\Delta x} \left( [V^\prime]_{k+1/2}^{n+1} - [V^\prime]_{k+1/2}^{n} \right) + \frac{\Delta x}{2} \sum_{m=1}^{N_x} \left( [y^\prime]_m^{n+1/2} + [y^\prime]_m^{n+1/2} \right)
\]
\[
(25)
\]

---

**Figure 4.** Voltage and current solution points. Spatial discretization of the line showing location of the interlaced points.
Figure 5. Comparison between S-parameters of NE710 for sliced, proposed distributed model and measurements.

\[ [I_{N}]^{n+3/2} = \left( \frac{1}{\Delta t} [L] + \frac{1}{2} [R] \right)^{-1} \times \left( \frac{1}{\Delta t} [L] - \frac{1}{2} [R] \right) [I_{N}]^{n+1/2} \]

\[ - \frac{1}{\Delta x} [I_{N}]^{n+1} + \frac{\Delta x}{2} \sum_{m=1}^{N_x} \left( [v_{mn}^{+3/2}] + [v_{mn}^{n+1/2}] \right) \]

Finally, the currents of the short-circuited ports can be determined as

\[ \left[ I_{N}^{n+1/2} \right] = \left[ A \right] \left[ B \right] \sum_{m=1}^{N_x} \left( [j_{mn}^{n+1}] + [j_{mn}^{n}] \right) \]

\[ [A] = \left( \frac{1}{\Delta t} [L] + \frac{1}{2} [R] \right)^{-1} \left( \frac{1}{\Delta t} [L] - \frac{1}{2} [R] \right) \left( \frac{\Delta t}{2} \right)^2 \]

\[ [B] = \left( \frac{1}{\Delta t} [L] + \frac{1}{2} [R] \right)^{-1} \left( \frac{\Delta t}{2} \right) \]

The admittance noise correlation matrix of the six-port FET noise model is then equal to

\[ [CY_{\nu}] = \left[ I_{n+1/2}^{n+1/2} \right]^{T} \left( [K] \sum_{m} [j_{nm}] \right)^{T} [K] \left( [K] \sum_{m} [v_{nm}] \right) \]

\[ = [K] \times [CA_{UP} \times [K]^{T} \]

4. Numerical Results

The proposed approach was used to model a sub-micrometer-gate FET transistor (NE710). The device has a 0.3 × 560 μm gate. The input and output nodes were
connected to the beginning of the gate electrode and at the end of the drain electrode, respectively. The transistor was biased at $V_{ds} = 3$ V and $I_{ds} = 10$ mA. The obtained S-parameters of the transistor over a frequency range of 1-26GHz from the sliced model, the proposed fully distributed model and measurements are plotted in Figure 5.

As expected, our distributed model is more close to measurements than the slice model, especially at the upper part of the frequency spectrum, when the device physical dimensions are comparable to the wavelength. Figure 6 shows the noise figure obtained for three different sets of data.

To further prove the accuracy of the proposed wave approach in noise analysis, our results were successfully compared to measurements as well as to those obtained by the sliced model, highlighting the advantage of our model over this later (Figure 7). Thus, the proposed wave analysis can be applied for accurate noise analysis of FET circuits.

5. Amplifier Design and Analysis

To validate our proposed FET model, a three stage distributed FET amplifier was designed. In this work we considered a Pi-gate FET transistor suitable for low-noise applications. The topology of the gate and drain lines for transmission line modeling is shown in Figure 8 while the amplifier layout is shown in Figure 9.

The obtained power gain and minimum noise figure of the amplifier are shown in Figures 10 and 11, respectively. As we observe there is good agreement between the proposed model and measurements as compared with the sliced model.
Figure 7. Comparison between the results of slice modeling, proposed model and measured values of amplitude and the phase of optimum reflection coefficient.

Figure 8. (a) Gate and drain lines topology; (b) Equivalent wave model.

Figure 9. Designed three-stage distributed amplifier.

Figure 10. Power gain comparison for measured, proposed model and sliced model for distributed amplifier.

Figure 11. Minimum noise figure comparison for measured, proposed model and sliced model for distributed amplifier.

6. Conclusion
A new modeling approach for signal and noise analysis of high frequency transistors was presented. This method can accurately take into account the effect of wave propagation along the device electrodes. The promising model can be applied to solve issues related to simultaneous signal and noise analysis, as well as in modeling traveling wave FETs in which the gate width is much higher than that of a usual FET.

REFERENCES


