Low-Noise Front-End Receiver Dedicated to Biomedical Devices: NIRS Acquisition System

Ahmad Chaddad

University of Texas MD Anderson Cancer Center, Houston, USA
Email: Achaddad@mdanderson.org

Received 15 June 2014; revised 20 July 2014; accepted 2 August 2014

Copyright © 2014 by author and Scientific Research Publishing Inc.
This work is licensed under the Creative Commons Attribution International License (CC BY).
http://creativecommons.org/licenses/by/4.0/

Abstract

This paper concerns the design and the implementation of a fully integrated front-end intended to Near-Infrared Spectroscopy System (NIRS) acquisition system. A low-noise transimpedance amplification (TIA) circuit followed by adjustable cut-off frequency and a low-pass filter (LPF) was implemented in order to decrease noise circuit of NIRS detectors. For TIA, a single ended common source, common gate input stage based on a cascode structure is used to get a higher gain-bandwidth closed-loop transimpedance amplifier. To enhance the circuit noise performance, a single feedback transistor technique is used, compared to passive feedback, to achieved high quality data from NIRS acquisition channel. The proposed LPF combines two control methods to adjust the low cut-off frequency. Simulation results show a TIA gain of 104.2 dBΩ, −3dB bandwidth of 19 MHz and an equivalent input noise current spectral density of 446 fA/√Hz. LPF filter exhibits a relatively constant noise 201nV/√Hz from 0 Hz to 700 KHz and linearity performance over its entire tuning range. The proposed front-end of NIRS preamplifier is implemented using 0.18 µm CMOS technology.

Keywords

NIRS, TIA, LPF, CMOS

1. Introduction

NIRS is a new medical device that can be used for monitoring and in several neurological diseases in the human brain. It is considered in many hospitals for brain functional imaging. Among the most used methods in the clinical setting is functional magnetic resonance imaging (fMRI) and positron emission tomography (PET) [1]

Meanwhile, NIRS is increasingly recognized by clinicians and its use has enabled functional studies of most areas of the brain [3]-[6]. These studies focused on research for the prevention, assessment and treatment of strokes, observation of newborn and adult brains state, rehabilitation of the brain after strokes and it has been applied to study certain psychiatric disorders. NIRS works primarily by sensing the oxygen variation in the blood through the absorption of red and near-infrared light [7] [8]. In NIRS, a light with a wavelength ranging from 630 to 1000 nm is applied to the head and passed through the brain. The detected light is directly proportional to the amount of oxygen available, especially in regard to the density of the oxy-deoxyhemoglobin. However, the oxygen in the brain corresponds to the amount of blood. As the oxy-deoxyhemoglobin plays a role in the absorption and diffusion of light in the near infrared spectrum, the corresponding wavelengths can be determined. To process the light signal, a highly sensitive receiver is required. Avalanche photodiodes (APD) can be an excellent light detector for low-level light detection in the visible and near-infrared regions. Thus, the APD fabricated are expensive and need high-voltage operation. These latter can be solved by using a standard CMOS process which is cheap and more efficient. By using CMOS technology, we can have the APD, TIA and LPF circuitries all on the same chip as an integrated system [9]. An APD is connected to the input of the optical receiver in reverse-biasing. It is used to sense the optical signal i.e. the light reflected from the cortex and to convert it to an electrical signal [10]-[12]. It absorbs incident radiation and generates an input current to the receiver. Usually, the NIRS acquisition channel contains an avalanche photodiode connected to the input of a preamplifier called a transimpedance. It plays a critical role in determining the numerous receiver aspects in term of performances and sensitivity. The NIRS system consists of near light sources, photo detectors, an amplifier followed by a filter in data acquisition system and a process unit (see Figure 1). In this paper, we present the transimpedance amplifier (TIA) followed by a low-pass filter, which are forming the front-end of the data acquisition system of a typical NIRS receiver. Moreover, the receiver sensitivity depends on input capacitor and built-in preamplifier [13]. The four preamplifier topologies used in the optical receiver are the low-resistor terminal, the high impedance, the transimpedance, and the distributed amplifiers [14]. The trans-impedance amplifier is commonly used in optical receivers due to its ability to provide high transimpedance gain, wide bandwidth, low-input referred noise and low input impedance. The conventional designed circuits are common source, common drain or common gate followed by a source follower stage with large resistor feedback from the output to the input [15]. The parasitic capacitor of the photodiode directly affects the bandwidth and the input noise of the circuit. To minimize the effectiveness of the parasitic capacity at the receiver input several CMOS circuit techniques have been proposed, including the regulated cascode topology configuration [16] [17]. The drawbacks of these topologies are mainly in the input noise and the TIA gain performance. In order to enhance NIRS acquisition channel performance we proposed a TIA structure that uses a feedback transistor and a tunable low-pass filter. TIA is used to decrease the equivalent current input noise and increase dynamic range with circuit stability preservation. Additionally, the most used types of analog filters use two tunable active components, MOSFET-C and transconductance-C filters (Gm-C) [18] [19]. Recently, continuous time filter design, Gm-C, has been investigated in more details because of its continuous time signal processing and its lack of need for an anti-aliasing filter. Moreover, Gm-C filter design can integrate all of its building blocks into a single integrated circuit. The standard acquisition system like NIRS acquisition channel concerns the TIA, LPF and Analog to Digital Convertor (ADC) as shown in Figure 1. In our study, we focused on the TIA and LPF as two interesting electronic components for decrease the noise in preamplifier stage.

The remainder of this paper is organized as follows: Section 2 presents the proposed TIA circuit including the transistor feedback as well as the calculation of the small signal of noise analysis for TIA, followed by the described of the proposed low-pass filter. Layout and simulation results are reported in Section 3. Finally, the conclusion is given in Section 4.

2. Materials and Methods

Integrated analog components within acquisition system play the initial role of the NIRS signal quality. TIA, LPF and analog to digital convertor (ADC) are the components of NIRS acquisition system. TIA is a one from the front-end part of the data acquisition system and its circuit in closed-loop as show in Figure 2(a) can be stated as follows:

$$\frac{V_{\text{out}}}{I_{\text{in}}} = \frac{G \cdot R_f}{1 - G}$$  (1)
\( V_{out} \) is the output voltage, \( I_{in} \) is the input current, \( G \) is the transimpedance gain and \( R_f \) is the feedback resistor.

When the photodiode is connected to the input of the TIA, the current of the photodiode is split between the amplifier and the photodiode capacitor. The trans-impedance is expressed according to

\[
\frac{V_{out}}{I_{in}} = \frac{G \cdot R_f}{(1 + j \cdot \omega \cdot R_f \cdot C_d) - G}
\]

where \( C_d \) is the photodiode capacitor.

Integrated circuit of the transimpedance amplifier is presented in Figure 2(b). This latter concerns current mirror by two transistors (\( M_7 \) and \( M_8 \)) to achieved low-input impedance at virtual ground (common mode voltage). It can effectively isolate the circuit from the parasitic capacitor of the photodiode to strongly reduce its effect on the bandwidth of the circuit. Miller capacitor compensation \( C_1 \) is connected between the input and the output of the input stage for achieved the stability in a closed-loop. It has a very high gain stage, which is composed of a cascode common source and common gate amplifier. Input transistor size is chosen such that its gate and Miller capacitors make a good trade-off between wide bandwidth and best phase margin compensation. The dominant pole of the circuit depends on the gate and drain capacitors of the input transistor and the feedback PMOS transistor used to replace the standard feedback resistor \( R_f \) of the TIA. This pole allows isolation of the photodiode parasitic capacitance depending on the cutoff \(-3\text{dB}\) frequency. The latter can be expressed according to

\[
f_{-3\text{dB}} = \frac{A+1}{2 \cdot \pi \cdot R_f \cdot C_d}
\]
where \( C_e = \frac{C_i \cdot C_T}{C_i + C_T} \) and \( C_T = C_{gs} + C_{in} \).

\( C_{gs} \) is the gate capacitor of the input transistor, \( C_{in} \) is the photodiode capacitor, \( A \) is the open-loop gain of the trans-impedance amplifier and, \( R_f \) is the static resistor of the PMOS transistor, which can be expressed according to

\[
R_f = \frac{W}{L} \cdot \mu \cdot C_{ox} \cdot (V_{gs} - V_{th})^2
\]

where \( W/L \) is the PMOS transistor size ratio, \( C_{ox} \) is the gate oxide capacitance, \( \mu \) is the electron mobility, \( V_{gs} \) is the gate-source voltage and \( V_{th} \) is the transistor threshold voltage.

In order to reduce the current input noise of the circuit, a small size of feedback transistor is chosen, it is inversely proportional to the static resistor and it can be expressed as following equation:

\[
I^2 = \frac{4 \cdot K \cdot T}{R_f}
\]

Non-dominant pole of the circuit represented by the transistor drain and gate capacitors of the common gate amplifier. Consequently, this transistor size is selected to increase the total gain of the circuit and the frequency of the non-dominant pole in order to reduce signal dephasing and stability in closed-loops. The second branch of the input stage is designed to increase the inducing current for getting a high open-loop gain. Second stage is a source follower used as a level up shifter. It maintains a closed common mode DC voltage level at the output and input of the circuit in order to sustain DC stability in the closed-loop system. Finally, the capacitor and resistor load connected at the output of the circuit are used as a load and to compensate the phase margin of the circuit. Notice that the TIA can be computed according to

\[
Z(w) = \frac{V_{out}(j \cdot \omega)}{I_{in}(j \cdot \omega)} = R_f \left( \frac{G}{G+1} \right) \frac{1}{1 + j \cdot w \left( \frac{R_f \cdot C_e}{1 + G} \right)}
\]

where \( G \) is the total voltage gain of trans-impedance.

A transistor feedback system is proposed to highly reduce the input current referred noise of the circuit. It is based on a simple transistor used to replace the feedback resistor. Figure 2(a) shows the trans-impedance design with a feedback transistor where its feedback resistor value is based on the \( R_{ds} \) feedback drain-source of transistor M1. Due to its large value [20], Equation (6) can confirm the reduction of the input current referred noise of the circuit. Based on a small signal model of a simple feedback transistor, the calculated feedback resistors \( R_{ds} \) value can be expressed as following equation:

\[
R_{ds} = \frac{1}{g_{ds}} = \frac{dV_{ds}}{dI_d}
\]

where \( g_{ds} \) is the trans-conductance of transistor M1.

The linear relationship between the voltages of the transistor and the drain current are simplified as follows:

\[
R_{ds} = \frac{1}{g_{ds}} = \frac{1}{W/L \cdot \mu \cdot Cox} \cdot \frac{1}{V_{gs} - V_{th} - V_{ds}}
\]

The resistor \( R_{ds} \) is inversely proportional of \( V_{gs} \), and its resistor is controlled by the gate-source voltage, here it is controlled by \( V_{bias1} \) as shown in Figure 2(b).

Figure 3 shows the small signal model of the proposed TIA [20]. The current input noise can be computed by the following equations:

\[
I_{ig}^2 = \text{Current Input Noise } I_t + I_{id}^2(f)
\]

\[
\text{Current Input Noise } I_t = I_{id}^2 = \frac{4 \cdot K \cdot T}{R_f}
\]
Current Input Noise $I_1 = I_{id}^2 (f) = 4 \cdot K \cdot T \left( \frac{2}{3} \right) g_m$ (11)

The current input noise of transistor $M_6$ can be presented as follows:

$$I_{id}^2 (f) = I_{id}^2 (f) \cdot \frac{1 + \omega^2 (R_f \cdot C_e)^2}{(g_m \cdot R_f)^2}$$ (12)

The total input referred noise is simplified as shown in Equation (12).

$$I_{gr}^2 = 4 \cdot k \cdot T \left( \frac{1}{R_f} + \frac{2}{3} \cdot \frac{1 + \omega^2 (R_f \cdot C_e)^2}{g_m \cdot R_f^2} \right)$$ (13)

where $k \cdot T$ is the Boltzman constant, $\omega$ is closed-loop $–3$dB frequency, $g_m$ is the transconductance, $\mu$ is the mobility of the input transistor $M_6$, $R_f$ in small signal noise analysis represents $R_{ds}$ resistor for transistor $M_1$.

A minimum transistor size is chosen in order to get high $R_{ds}$ value. However, the total input referred noise of the circuit with the simple transistor feedback is the sum of the source noise of the circuit including the feedback resistor $R_{ds}$ (Current Input Noise $I_1$) and the input transistor $M_6(I, D^2 (f))$, and it can be computed by the small signal model [20] as shown in Figure 3. Figure 4 (a) shows the conceptual schema of the operational amplifier (Opamp), the latter is a trans-conductance $(mG)$, and is followed by a tunable resistor $R$ and capacitor $C$. The transfer function of this schema can be described according to

$$H_{(f, w)} = \frac{1}{1 + j \cdot R \cdot C \cdot \omega}$$ (14)

where $R$ is a variable resistor and $C$ is a variable capacitor.

From Equation (14), we can express the cut-off frequency as presented in Equation (15).

$$f_{cut} = \frac{1}{2 \cdot \pi \cdot R \cdot C}$$ (15)

We can determine the cut-off frequency by resistor and capacitor controlling as shown in Equation (15). Figure 4(b) illustrates the schematic of a low-pass filter, where single stage architecture is shown. The latter re-
fflects a low-power circuit topology for µW consumption, which is a main desired for embedded medical devices. It’s necessary in a portable medical system. Figure 4(a) showed the Opamp which is based on a telescopic topology like that shown in Figure 4(b).

All transistors are biased in the saturation region. Transistors $M_4$-$M_5$, $M_6$-$M_7$, $M_8$-$M_9$, $M_{10}$-$M_{11}$ and the tail current source represented in three transistors $M_1$, $M_2$ and $M_3$, offer common-mode rejection, gain and frequency response. Transistor $M_{12}$ represents the variable resistor controlled by bias voltage $V_{bias1}$. Contrarily, the variable capacitor is represented in four identical transistors controlled by bias voltage $V_{bias2}$.

3. Experimental Results

Circuits of the trans-impedance amplifier and low-pass filter are implemented in CMOS 0.18 µm. The simulation was done with Spectre using Cadence platform. Figure 5 illustrates the layout of both transimpedance and the low-pass filter. Simulation results of the layout are shown in Figure 6 which demonstrate a very good noise performance of the transimpedance amplifier when using the feedback of a PMOS transistor. The simulated value is 446 fA/√Hz @ 1 MHz. Consequently, this noise performance can improve signal-to-noise ratio of the NIRS acquisition channel. The simulated TIA gain and −3 dB bandwidth using feedback transistor was 101.2 dBΩ and 19 MHz respectively. This circuit has a power consumption of 940 µW. Figure 7 illustrates the simulated Bode transfer function of the TIA feedback transistor. Due to the large feedback drain-source resistor value, the circuit behaves like an open-loop and as shown in Figure 7 the simulated gain and phase margin values are 104.2 dBΩ and −71.58° respectively. Table 1 shows the performance and trade-offs of the proposed TIA topology with feedback transistor, and conventional topologies. The simulated input equivalent current spectral density and closed loop gain are 500 fA/√Hz @ 10 kHz - 100 MHz and 101.2 dBΩ respectively. The latter exhibits high performance feature compared to the conventional topologies values as shown in Table 1. In addition, the proposed topology has the ability to operate up to 10 GHz. The simulated results of LPF showed high performance in tunable cut-off frequency $f_c$ from 0 Hz to 100 MHz while exhibiting a constant power consumption of 212 µW. The proposed CMOS filter uses PMOS transistors in sub-threshold regime for implementing widely adjustable resistors and four identical transistors widely controlling capacitor values. The ultra-high resistivity of the resistor makes them suitable for implementing very-low frequency and compact filters. Figure 8(a) illustrates the wide tunable cut-off frequency of the filter with variable curve degrees, with range of two control voltages $V_{bias1}$ and $V_{bias2}$ from 0 to 1.2 V. Figure 8(b) shows the simulated input voltage noise from 0.1 Hz to 1MHz, the latter depending on the $R_{ds}$ resistor in $M_{12}$ Figure 4(b). We choose to compromise among the
Table 1. Comparison of the proposed trans-impedance amplifier with conventional topologies.

<table>
<thead>
<tr>
<th>Features</th>
<th>This work</th>
<th>[21]**</th>
<th>[22]**</th>
<th>[23]**</th>
<th>[24]**</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input current referred noise</td>
<td>500fA/√Hz @ 10MHz-100 MHz</td>
<td>40.8nA/√Hz @ 30 Hz - 5KHz</td>
<td>9pA/√Hz @ 200MHz</td>
<td>64pA/√Hz @ 200MHz</td>
<td></td>
</tr>
<tr>
<td>Technology</td>
<td>0.18 µm</td>
<td>0.35 µm</td>
<td>0.35 µm</td>
<td>0.6µm</td>
<td>0.35 µm</td>
</tr>
<tr>
<td>Gain (dBO)</td>
<td>104.1</td>
<td>63.5</td>
<td>56 - 68</td>
<td>58</td>
<td>90.4</td>
</tr>
<tr>
<td>Power</td>
<td>710 µW</td>
<td>145 µW</td>
<td>6.9 mW</td>
<td>85.0 mW</td>
<td>30 mW</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>1.8 V</td>
<td>2.5 V</td>
<td>1.8 V</td>
<td>5 V</td>
<td>3 V</td>
</tr>
</tbody>
</table>

*Measured; **Simulated.

4. Conclusion

In this paper, a low-noise front-end dedicated to near infrared spectroscopy applications has been implemented. A topology of transimpedance amplifier is presented, based on a bias input circuit with low-input impedance, which is connected to input stages to isolate the bandwidth dependency from the photodiode parasitic effect. Higher closed- and open-loop gains were obtained by using a common source and common gate topology enhanced by a second active branch. To improve noise performance, we used a feedback transistor in order to en-
hance the input noise performance. We presented a low-pass filter as a wide tunable cut-off frequency to match with input frequency signals from a photodiode. Layout simulation results showed that the TIA exhibit a low-input referred noise, a high open- and closed-loop transimpedance gain and low-power consumption compared to conventional topologies. As well as, the LPF showed a low-input voltage noise, wide tunable cut-off frequency and low-power consumption. Our TIA and LPF circuit can be implemented for most portable biomedical devices like EEG and ECG. The electronic analog circuits of TIA and LPF are relatively simple and can be easily connected with ADC to obtain NIRS signal.

Acknowledgements
Authors would like to acknowledge financial support from Canada Research Chair in Smart Medical Devices, and the design tools from CMC Microsystems.

References


Ozalevli, E. and Hasler, P. (2005) Design of a CMOS Floating-Gate Resistor for Highly Linear Amplifier and Multi-


Scientific Research Publishing (SCIRP) is one of the largest Open Access journal publishers. It is currently publishing more than 200 open access, online, peer-reviewed journals covering a wide range of academic disciplines. SCIRP serves the worldwide academic communities and contributes to the progress and application of science with its publication.

Other selected journals from SCIRP are listed as below. Submit your manuscript to us via either submit@scirp.org or Online Submission Portal.