Performance Prospects of Fully-Depleted SOI MOSFET-Based Diodes Applied to Schenkel Circuit for RF-ID Chips

Yasuhisa Omura, Yukio Iida
Department of Electric, Electronics and Informatics, Kansai University, Suita, Japan
Email: omuray@kansai-u.ac.jp

Received December 17, 2012; revised January 25, 2013; accepted February 3, 2013

ABSTRACT
The feasibility of using the SOI-MOSFET as a quasi-diode to replace the Schottky-barrier diode in the Schenkel circuit is examined by device simulations primarily and experiments partly. Practical expressions of boost-up efficiency for \( d. \ c. \) condition and \( a. \ c. \) condition are proposed and are examined by simulations. It is shown that the SOI-MOSFET-based quasi-diode is a promising device for the Schenkel circuit because high boost-up efficiency can be gained easily. An \( a. \ c. \) analysis indicates that the fully-depleted condition should hold to suppress the floating-body effect for GHz-level RF applications of a quasi-diode.

Keywords: RF-ID; Schenkel Circuit; SOI-MOSFET; Quasi-Diode; Low-Power

1. Introduction
Since RF-ID chips have no internal power supply, they need a way of using the received signal as an energy source; a common approach is the Schenkel circuit [1,2]. The basic Schenkel circuit is shown in Figure 1. It usually consists of capacitors and pn diodes (PND’s) or Schottky-barrier diodes (SBD’s). Modern RF applications such as RF-ID chips often use Schottky-barrier diode (SBD) in this circuit [2-4]. Unfortunately, generally speaking, the reverse-biased current \( (I_R) \) of an SBD is not significantly lower than the forward-biased current \( (I_F) \) because the requirement for high drive currents results in a low barrier height. The reverse-biased current should be extremely low because the \( a. \ c. \) signal voltage received is very small in RF-ID systems. Overall, generally speaking, Schenkel circuits that use SBD’s fail to offer high boost-up efficiency, resulting in many stages of boost-up circuit block.

Recently, RF-ID chips are applied to various systems without limitation of production costs because applications to social security including living safe attract attention [5]. In these cases, performance and reliability are primarily important. So, a new market of RF-ID chips is growing up.

On the other hand, SOI MOSFET is one of promising devices that can be applied to RF circuit applications [6] because high-resistivity substrate can be easily introduced [7]. Since the high-resistivity substrate presents not only a low-loss transmission of RF signal [7], but also a low cross-talk in digital circuits [8], various applications are already reported [9,10].

In this paper, we discuss using the SOI-MOSFET-based quasi-diode (SOI-QD) to replace that SBD in Schenkel circuits. First we propose the expression of boost-up...
efficiency for a low-frequency range using experimental d. c. characteristics of SOI-QD made from various SOI MOSFET’s, and a. c. analyses of SOI-QD are conducted using a two-dimensional (2D) device simulator (ISE DESIS [11]) to investigate operation stability in the RF band. We also define another expression of boost-up efficiency in the RF band, and examined its availability on the basis of a. c. simulation results. RF-band potential of SOI-MOSFET-based quasi-diode is addressed from the viewpoint of future RF applications.

2. Remaining Issues of Conventional Schenkel Circuit and an Advanced Proposal

At first, we used the circuit simulator PSPICE [12,13] to examine the performance of a Schenkel circuit that used Schottky barrier diode (SBD), pn-junction diode (PND) or conventional bulk MOSFET-based quasi-diode (CB-QD); in the CB-QD variant, the gate terminal and the drain terminal are connected and the source terminal and the substrate terminal are connected. We assumed that the SBD and PND had a junction area of 46.1 μm², and that the gate width and the gate length of the bulk MOSFET were 20.6 μm and 0.32 μm. All devices had identical active areas; the junction area of bulk MOSFET is 39.5 μm². The circuit simulations employed the empirical model (Level = 3) for simplicity [12]. To acquire realistic device performance from the PND and SBD variants, we introduced the minority carrier lifetime model shown in Appendix A.

Figure 2 shows simulated rectifier characteristics of the various diodes in a low voltage range of input anode voltage (\(V_a\)). We can see that SBD with the barrier height (\(\phi_b\)) of 0.15 eV has the largest driving current among the three diodes, but it has the highest reverse-biased current (4.43 μA). Figure 3 shows the performance of 5-stage Schenkel circuits that use the three different diodes for an input voltage \(|V_i|\) of 100 mV. It is shown that the conventional bulk-MOSFET-based quasi-diode (CB-QD) successfully boosts the input signal from a very low level to an acceptable level, while SBD and pn-junction diode fail to do so. SBD failed to match this despite its large driving current; since current SBD designs have a high \(I_R\) value, almost identical to \(I_F\), in the low voltage range of 100 mV, the high leakage current (\(I_R\)) degrades the signal boost process. On the other hand, the \(I_F\) and \(I_R\) values of CB-QD are much smaller than those of SBD. However, CB-QD offers an acceptable level of boost. The main reason is that \(I_F\) of CB-QD is larger than \(I_R\), which means that the effective boost efficiency (\(\eta\)) of a Schenkel circuit should not be determined by the direct value of driving current, but by the ratio of \(I_F\) to \(I_R\) defined as

\[
\eta = \frac{I_F}{(I_F + |I_R|)}.
\] (1)
results in a low-level current source in contrast to the purpose. Therefore, we have to optimize the capacitance of the capacitor so as to fit the performance request.

Unfortunately, we can not apply the above CB-QD to a practical Schenkel circuit as is because it has a crucial drawback; a CB-QD made on an n-channel bulk MOSFET has a parasitic pn-junction diode between the drain and the substrate that can work when the drain is negatively biased. This effective reverse current \( I_R \) of CB-QD that passes through the parasitic pn-junction diode degrades the \( \eta \) value.

Our solution is to base the quasi-diode on an SOI MOSFET instead of a bulk MOSFET to raise the \( \eta \) value. Figure 4 shows the device structure assumed here and the terminal nodes of an SOI-MOSFET-based quasi-diode (SOI-QD). The n-channel fully-depleted (FD)-SOI MOSFET’s used here for evaluation of device performance had channel lengths \( (L) \) of 0.32 and 1.0 \( \mu \)m (see Table 1); these devices are used only for a feasibility test and they are not well tempered for the present purpose. Later we perform a. c. simulations for SOI-QD. In this case, it is anticipated that the gate-to-source capacitance and the gate-to-drain capacitance play important roles in the a. c. analyses because they yield various parasitic capacitances including fringing capacitances [14]. So, we consider a realistic device structure to get reliable a. c. simulation results. All physical parameters to draw the cross-section of device are determined on the basis of 0.4-\( \mu \)m CMOS design rule [15]; they are identical to those of the device used in the present experiments. In simulations described later, the doping level of the SOI layer, \( N_{\text{sub}} \), was changed from \( 6.0 \times 10^{16} \) cm\(^{-3} \) to \( 3.0 \times 10^{17} \) cm\(^{-3} \) to adjust the threshold voltage.

Figure 5 shows the \( I_D-V_G \) characteristics of the FD-SOI MOSFET’s \((L = 0.32 \text{ and } 1.0 \mu \text{m}) \) measured at \( V_D = 50 \text{ mV} \); the substrate bias was 0 V. The subthreshold swing (S) values of the two devices are quite different. It can be seen that, because of short channel effects, the S value is larger at \( L = 0.32 \) \( \mu \)m than at \( L = 1.0 \) \( \mu \)m.

Since it is anticipated that the device characteristics are sensitive to substrate bias \((V_{\text{SUB}})\) because of the thin buried oxide layer, we can produce SOI-QD’s with various rectification characteristics by modifying the substrate bias \((V_{\text{SUB}})\) applied to the FD-SOI MOSFET. It should be noted that this technique is introduced to examine how the threshold voltage of SOI-MOSFET modulates the \( \eta \) value through the change of \( I_F \) and \( I_R \). By the substrate bias, we can easily vary the S value and the current level as well as the threshold voltage. As a result, we can find the best solution of the SOI-QD’s rectification characteristics to be tuned. In practical applications, we cannot assume the substrate bias to the device because the assumed RF-ID chip has not a voltage supplier; at the stage of device design, the threshold voltage must be tuned by positive voltage parameter if possible. In this paper, as an attempt, we apply a negative, zero or a positive \( V_{\text{SUB}} \) value to the device; these conditions are labeled by “A”, “B” or “C” (see Table 2), respectively. It should be noted that \( V_{\text{SUB}} \) value at different \( L \) value is not identical when the threshold voltage \((V_{\text{TH}})\) is adjusted to be the same. Figure 6 shows the \( I_{\text{RF}}-V_A \) characteristics of SOI-QD “A”, “B” and “C”.

![Figure 4. SOI-MOSFET and terminal nodes for quasi-diode operation. Device structure is also assumed for a. c. analyses. Device parameters are carefully designed to take account of practical evaluate gate overlap capacitance, S/D parasitic resistance, fringing capacitance, and other parasitic effects in the device.](image)

**Table 1. Device parameters used in experiments.**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values [Units]</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L )</td>
<td>0.32 (or 1.0) [( \mu )m]</td>
</tr>
<tr>
<td>( W )</td>
<td>20.6 [( \mu )m]</td>
</tr>
<tr>
<td>( t_{\text{SOI}} )</td>
<td>50.0 [nm]</td>
</tr>
<tr>
<td>( t_{\text{ox}} )</td>
<td>80.0 [nm]</td>
</tr>
<tr>
<td>( t_{\text{ox}} )</td>
<td>7.0 [nm]</td>
</tr>
<tr>
<td>( N_{\text{sub}} )</td>
<td>( 3.0 \times 10^{17} ) [cm(^{-3} )]</td>
</tr>
</tbody>
</table>

![Figure 5. \( I_D-V_G \) characteristics of fully-depleted SOI MOSFET (experimental results).](image)
Table 2. $I_F$, $I_R$, $R_{ch}$, and $\eta$ values of SOI-QD at various operation conditions (*Amplitude of input signal is 100 mV).

<table>
<thead>
<tr>
<th>$L$ = 0.32 [\mu m]</th>
<th>$S$ [mV/dec.$]/V_{th}$ [V]</th>
<th>Forward bias</th>
<th>Reverse bias</th>
<th>$\eta$ [%]*</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A$ $V_{as}$ = 0.25 [V]</td>
<td>211/0.01</td>
<td>90.0 1.1</td>
<td>$-47.0$ 2.2</td>
<td>64.4</td>
</tr>
<tr>
<td>$B$ $V_{as}$ = 0.0 [V]</td>
<td>142/0.1</td>
<td>2.1 47.0</td>
<td>$-0.89$ 110</td>
<td>70.7</td>
</tr>
<tr>
<td>$C$ $V_{as}$ = −1.5 [V]</td>
<td>132/0.27</td>
<td>1.2 81.0</td>
<td>$-0.55$ 180</td>
<td>69.3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$L$ = 1.0 [\mu m]</th>
<th>$S$ [mV/dec.$]/V_{th}$ [V]</th>
<th>Forward bias</th>
<th>Reverse bias</th>
<th>$\eta$ [%]*</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A$ $V_{as}$ = 3.0 [V]</td>
<td>169/0.01</td>
<td>29.0 3.4</td>
<td>$-11.0$ 8.8$e^{-3}$</td>
<td>72.0</td>
</tr>
<tr>
<td>$B$ $V_{as}$ = 0.0 [V]</td>
<td>71.8/0.20</td>
<td>0.25 401.0</td>
<td>$-0.016$ 6.2</td>
<td>94.0</td>
</tr>
<tr>
<td>$C$ $V_{as}$ = −3.0 [V]</td>
<td>71.5/0.92</td>
<td>7.2$e^{-3}$ 1.39$e^4$</td>
<td>$-2.6e^{-4}$ 3.9$e^3$</td>
<td>96.6</td>
</tr>
</tbody>
</table>

At first, we consider the impact of $L$ value as shown in Figure 6. In condition “A”, the SOI-QD works near the threshold voltage ($V_{TH}$) because $V_{SUB}$ is positive. $S$ value is large in condition “A” than in condition “B”, resulting in a smaller ratio of $I_F/I_R$ and thus a smaller $\eta$ value (see Table 2, and Figures 6(a) and (b)). In condition “A”, however, since the channel resistance ($R_{ch}$) is reduced due to the lowering of the threshold voltage ($V_{TH}$), the driving current of the device increases. In contrast, in condition “C”, the device works in the subthreshold region because of the negative substrate bias ($V_{SUB}$). The $S$ value is smaller in condition “C” than in condition “B”; the channel resistance ($R_{ch}$) in condition “C” increases due to the raising of the threshold voltage ($V_{TH}$), resulting in a lower drive current, but identical $\eta$ value to that seen in condition “B” (see Figure 6(c)).

Next we compare the performance of the two devices ($L$ = 1.0 and 0.32 [\mu m]) shown in Figure 6. As mentioned above, the $S$ value with $L$ = 1.0 [\mu m] is smaller than that with $L$ = 0.32 [\mu m]. Accordingly, $I_F/I_R$ is larger with $L$ = 1.0 [\mu m] than that with $L$ = 0.32 [\mu m], and the $\eta$ value with $L$ = 1.0 [\mu m] is larger than that with $L$ = 0.32 [\mu m] as shown in Table 2. It should be noted that the difference in forward current level ($I_F$) at the same bias comes from not only the different $W/L$ value but also the different $S$ value. This means that we must take account of the trade-off between $\eta$ and $I_F$; that is, it is necessary to select the most suitable operation bias condition and to reduce the $S$ value. Table 2 suggests that the $S$ value should be less than 75 mV/dec to reduce $I_R$ value and threshold voltage should be ranging from 0.1 V to 0.2 V to simultaneously gain a high $\eta$ value.

Finally, we briefly compare the performance of SBD, pn-junction diode and SOI-QD; Table 2 shows $I_F$, $I_R$ and $\eta$ of SOI-QD at various operation conditions when the input signal amplitude ($|V_A|$) is 100 mV. According to a recent report [3], when $V_A$ = 100 mV, the SBD has an $I_F$ value of about 1.0 nA and the pn-junction diode has an $I_F$ value of about 0.1 pA; this indicates that the SOI-QD has identical $I_F$ to the other devices or has larger $I_F$ at all
conditions for the two $L$ values examined. In addition, since the SOI MOSFET has lower leakage current than the SBD and subthreshold characteristic of well-tempered SOI MOSFET is excellent, a high boost efficiency can be expected when the SOI-QD is used.

3. Simulation-Based Consideration of RF Performance of SOI-QD

In order to investigate of the feasibility of using SOI-QD’s in RF applications [16], we conducted extensive a. c. analyses using a 2D device simulator [11]. Figure 7 shows the simulated rectifier characteristics of the SOI-QD for various $N_{ass}$ values. Since the threshold voltage ($V_{th}$) rises sharply with the increase in doping level of the SOI layer ($N_{ass}$), the forward-biased anode current ($I_F$) decreases greatly and the reverse-biased anode current ($I_R$) also decreases. However, $\eta$ increases on the basis of Equation (1) as $N_{ass}$ increases because the reduction of $I_R$ overwhelms that of $I_F$, which is as is expected. A simple estimation method of $\eta$ value of SOI MOSFET is shown in Appendix B.

When a high-frequency operation is considered, a. c. response to applied signal amplitude should be evaluated; this is very important in SOI MOSFET because it is anticipated that the floating-body effect delays the current response to the applied signal [17]. We think that anode conductance $g_A$ ($=dI_A/dV_A$) successfully traces response capability of SOI MOSFET because $g_A$ is extracted from a small signal analysis; we think a large signal analysis is not always required because Fourier transformation results of signals are effectively considered. Then we define the boost-up efficiency to a. c. signals as

$$\eta = \frac{\Delta I_F (f)/\Delta V_A (f)}{\Delta I_F (f)/\Delta V_A (f) + \Delta I_R (f)/\Delta V_A (f)},$$

where $g_A$ and $g_{A0}$ mean the anode conductance at the forward and the backward bias conditions, respectively; $I_{AF}$ and $I_{AR}$ are the anode current at the forward and the backward bias conditions, respectively. Some Figure 8 shows the simulated $g_{tr}V_A$ curves for various $N_{ass}$ values, where $g_A = (dI_A/dV_A)$. Figure 8(a) is for $N_{ass} = 5 \times 10^{16}$ cm$^{-3}$, Figure 8(b) for $N_{ass} = 1 \times 10^{17}$ cm$^{-3}$, and Figure 8(c) for $N_{ass} = 3 \times 10^{17}$ cm$^{-3}$. Frequency $f$ was changed from 1 Hz to 10 GHz. In the case of $N_{ass} = 5.0 \times 10^{16}$ cm$^{-3}$ (see Figure 8(a)), the $g_{tr}V_A$ characteristic is not sensitive to frequency (1 Hz to 10 GHz). In the cases of $N_{ass} = 1.0 \times 10^{17}$ cm$^{-3}$ (see Figure 8(b)) and $3.0 \times 10^{17}$ cm$^{-3}$ (see Figure 8(c)), however, the $g_{tr}V_A$ characteristic is sensitive to frequency. In particular, for $N_{ass} = 3.0 \times 10^{17}$ cm$^{-3}$, the $g_{tr}V_A$ characteristic reacts strongly to frequency.

![Figure 7. Simulated I-V characteristics of quasi-diodes (device simulations).](image1)

![Figure 8. Simulated g_{tr}V_A characteristics (device simulations). (a) N_{ass} = 5.0 \times 10^{16} [cm^{-3}] ; (b) N_{ass} = 1.0 \times 10^{17} [cm^{-3}] ; (c) N_{ass} = 3.0 \times 10^{17} [cm^{-3}].](image2)
Since the SOI layer is 50 nm thick, the fully-depleted condition is satisfied in two cases (Figures 8(a) and (b)) [18]. Majority carriers (holes) are basically not responsible for device operation, and so the parasitic bipolar action is not expected at the bias condition used ($|V_d| < 0.3$ V). Since the threshold voltage is very low (~0 V), electrons in the inversion layer rule device operation; in this case, the frequency dependence of the dielectric response of electrons (“majority carriers” near the surface) limits the $g_{tr}V_d$ characteristic. The limit of the frequency response of electrons in Si is higher than 100 GHz [16], so the simulation results shown in Figures 8(a) and (b) are acceptable. The smaller variation in $g_{tr}V_d$ characteristics seen in Figure 8(b) is related to the remaining hole density near the bottom of SOI layer, which should be higher than that in Figure 8(a). We note that the fully-depleted condition is not satisfied in the case of $N_{a,ch} = 3.0 \times 10^{17}$ cm$^{-3}$ [18]. That is, the majority carriers (holes), remaining near the SOI/buried oxide interface, play an important role in determining device operation, which corresponds to the typical floating body effect [17]. Since the $g_{tr}V_d$ characteristics at frequencies above 10 MHz differ from those below 10 MHz as seen in Figure 8(c); in other words, the $g_{tr}V_d$ characteristics at frequencies above 10 MHz are not normal. In the present case, it is easily anticipated that the generation process of majority carriers (holes) (around the junction and inside the depleted body) rules the dynamic operation of SOI-QD. Since the generation-recombination time constant is about 0.1 µsec in the present simulations (see Appendix A), the hole generation process does not respond at frequencies above 10 MHz, resulting in the body floating effect [17].

Figure 9 shows the simulated $\eta - f$ characteristics of the SOI-QD from $f = 1$ Hz to 1 THz with the parameter of $N_{a,ch}$ although the simulated value of $\eta$ is not reliable for $f > 100$ GHz because physical models for devices in the device simulator [11] are not proposed for such a high frequency; we simply focus on the behavior of $\eta$, $\eta$ values shown in Figure 9 are calculated by Equation (2).

In Figure 9, it should be noted that $\eta$ values calculated by $g_{tr}$ (Equation (2)) at low frequency region are almost identical to $\eta$ values calculated from d. c. current (experimental results) for $L = 1.0 \mu$m by Equation (1). So this suggests that $\eta$ value can be estimated using Equation (2) at RF region. In Figure 9, we can see that the $\eta$ value remains higher than 90% independently of $N_{a,ch}$ up to 10 MHz; this is supported by the fact that $S$ value in the active range of $I_s$ of SOI-QD is sufficiently small. However, when $f$ is higher than 100 MHz, especially when $N_{a,ch} = 3.0 \times 10^{17}$ cm$^{-3}$, $\eta$ falls to 60%. This comes from the body-floating effect as mentioned previously. On the other hand, at $N_{a,ch} = 5.0 \times 10^{16}$ cm$^{-3}$ and $1.0 \times 10^{17}$ cm$^{-3}$, $\eta$ remains high up to 10 GHz. As a result, SOI-QD’s with $N_{a,ch} = 5.0 \times 10^{16}$ cm$^{-3}$ and $1.0 \times 10^{17}$ cm$^{-3}$ can be used in RF applications; when $N_{a,ch} = 3.0 \times 10^{17}$ cm$^{-3}$, the SOI-QD is no longer suitable because of the significant body floating effect.

Figure 10 shows the simulated $\eta - N_{a,ch}$ characteristics of the SOI-QD at 1 MHz and 4 GHz. In the low frequency range (~1 MHz) $\eta$ slightly increases with $N_{a,ch}$ because of the reduction of $S$ at the driving point, and finally reaches its upper limit when the reduction in $S$ value ceases. Since $N_{a,ch}$ increases, driving current ($I_d$) decreases because the threshold voltage of FD-SOI MOSFET rises. Thus, the doping level of the SOI layer of SOI-QD must be optimized to realize a high performance Schenkel circuit. In the radio frequency range (~4 GHz), $\eta$ peaks because of the floating body effect mentioned above. This strongly suggests that the value of $N_{a,ch}$ must be selected so as to hold the SOI layer in the fully-depleted condition of the SOI layer. As for the present simulation, $N_{a,ch} = 1.0 \times 10^{17}$ cm$^{-3}$ yields the best SOI-QD performance in RF applications up to 100 GHz; when SOI layer is thinned to a range of sub-50 nm, $N_{a,ch}$ value higher than $1 \times 10^{17}$ cm$^{-3}$ can be applied to devices [19].

In the above simulations, we assumed $V_d = 0.1$ V because we considered the case of short-distance communications. Since the above simulations show that the pro-
posed SOI-QD produces almost identical performance at $V_g < 0.1$ V, we think that Schenkel circuits with SOI-QD’s are also applicable to long-distance communications.

4. Conclusion
The feasibility replacing SBD’s in the Schenkel circuit with SOI-MOSFET’s as quasi-diodes was examined by experiments and simulations. The reverse-biased current ($I_R$) of the SOI-QD is much lower than its forward-biased current ($I_F$) and the driving current ($I_D$) is high because of the excellent $S$ value provided by the SOI-MOSFET arrangement; we noted that the trade-off between boost efficiency ($\eta$) and $I_D$ should be taken into account. In addition, $a$. c. analyses using a two-dimensional device simulator showed that the body doping concentration ($N_{a,b}$) of the SOI layer should be optimized so as to hold the fully-depleted condition for RF applications up to 100 GHz.

5. Acknowledgements
This study is financially supported by Kansai University research grants, Grant-in-Aid for Joint Research (2004-2005). The authors wish to express their thanks to Mr. Takuta Tamura, Mr. Yuki Tahara, and Mr. S. Namura for their technical support on device simulations.

REFERENCES
Appendix A: Simulation Model for Minority Carrier Lifetime

Here we introduce the model for minority carrier lifetimes [11] used in PSpice simulations to ensure consistency with DESSIS simulation results.

$$
\tau = \frac{\tau_{\text{max}} + \tau_{\text{min}}}{1 + (N/N_{\text{ref}})^\gamma},
$$

(A1)

where $N$ is the doping density, $N_{\text{ref}}$ is the doping parameter, $\gamma$ is the fitting parameter, $\tau_{\text{max}}$ and $\tau_{\text{min}}$ are lifetime parameters. Parameter values used here are summarized in Table 3.

Appendix B: On the Design Guideline of SOI-QD’s

We rewrite the expression of boost-up efficiency given by Equation (1).

$$
\eta = I_F / (I_F + |I_s|),
$$

(B1)

When no short-channel effect is assumed, $I_F$ and $I_s$ can be expressed approximately as

$$
I_F = \left( \frac{W}{2(1+\alpha)L} \right) \mu_n C_{\text{ox}} (V_A - V_{\text{TH}})^2 + I_{\text{TH}} (V_A > V_{\text{TH}}),
$$

(B2)

where most of notations are conventional, and $S$ stands for the subthreshold swing for the fully-depleted SOI MOSFET [17]. Parameters $\alpha$ and $I_{\text{TH}}$ (threshold current) are given by

$$
\alpha = \frac{C_{\text{SOI}}}{C_{\text{SOI}} + C_{\text{BOX}}},
$$

(B4)

and

$$
I_{\text{TH}} = \mu_n \left( \frac{W}{L} \right) q N_A \left( \frac{kT}{q} \right)^2 \frac{1}{E_s},
$$

(B5)

where $C_{\text{SOI}}$ is the SOI layer capacitance [17], $C_{\text{BOX}}$ is the buried oxide layer capacitance [17], and $E_s$ is the surface electric field. The derivation of $\alpha$ is given in [17], and that of $I_{\text{TH}}$ is given in [20,21].

Table 3. Physical parameters assumed in device simulations (DESSIS).

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values [units]</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_{\text{max}}$</td>
<td>$1.0 \times 10^{-7}$ [s]/$3.0 \times 10^{-5}$ [s]</td>
<td>Electrons/Holes</td>
</tr>
<tr>
<td>$\tau_{\text{min}}$</td>
<td>$0.0$ [s]/$0.0$ [s]</td>
<td>Electrons/Holes</td>
</tr>
<tr>
<td>$N_{\text{ref}}$</td>
<td>$1.0 \times 10^{16}$ [cm$^{-3}$]</td>
<td>-</td>
</tr>
<tr>
<td>$\gamma$</td>
<td>$1.0$</td>
<td>-</td>
</tr>
</tbody>
</table>